

COMPAL CONFIDENTIAL

MODEL NAME : NCL01
PCB NO : LA-5472P (DAA00001I00)

E2 Rothschild DSC
rPGA Arrandale +
FCBGA PCH IBEXPEAK-M
+ N10M-NS-S
2010-01-20
REV : 1.0(A00)
@ : Nopop Component

MB Type	BOM P/N	PCMCIA	Express	TCM		TPM		7@	8@	ATG	BOM CONFIG
		1@	2@	W(3@)	W/O(4@)	W(5@)	W/O(6@)			9@	
EXPRESS CARD ,Enble TPM ,Disable TCM	43177831L01		*		*	*					2@,4@,5@
EXPRESS CARD ,Disable TPM ,Enble TCM	43177831L02		*	*			*				2@,3@,6@
EXPRESS CARD ,Disable TPM ,Disable TCM	43177831L03		*		*		*				2@,4@,6@
PCMCIA CARD ,Enble TPM ,Disable TCM	43177831L04	*			*	*					1@,4@,5@
PCMCIA CARD ,Disable TPM ,Enble TCM	43177831L05	*		*			*				1@,3@,6@
PCMCIA CARD ,Disable TPM ,Disable TCM	43177831L06	*			*		*				1@,4@,6@

MB PCB	
Part Number	Description
DA20A200100	PCB NCL01 LA-5472P LS-5471P/5473P/5574P

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title

Cover Sheet

Size

Document Number

LA-5472P

Date

Wednesday, January 20, 2010

Sheet

1


of

66

Rev

A00

Block Diagram
Compal confidential
Model : NCL01



POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	SLP M#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M1	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M1	LOW	LOW	HIGH	LOW	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M1	LOW	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

power plane State	+15V_ALW +5V_ALW +3.3V_ALW_PCH +3.3V_RTC_LDO	+3.3V_SUS +1.5V_MEM	+5V_RUN +3.3V_RUN +1.8V_RUN +1.5V_RUN +0.75V_DDR_VTT +VCC_CORE +1.05V_RUN_VTT +1.05V_RUN	+3.3V_M +1.05V_M	+3.3V_M +1.05V_M (M-OFF)
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF
S5 S4/AC don't exist	OFF	OFF	OFF	OFF	OFF

PCH	USB PORT#	DESTINATION
	0	JUSB1 (Ext Right Side Top)
	1	JUSB1 (Ext Right Side Bottom)
	2	JESA1 (Ext Left Side Top)
	3	JESA1 (Ext Left Side Bottom)
	4	WLAN
	5	WWAN
	6	Bluetooth
	7	USH->BIO
	8	DOCKING
	9	DOCKING
	10	Express card
	11	Camera
	12	none
	13	JMINI3(PCIE/BKT CARD)

PCI EXPRESS	DESTINATION
Lane 1	MINI CARD-1 WWAN
Lane 2	MINI CARD-2 WLAN
Lane 3	PCMCIA
Lane 4	EXPRESS CARD
Lane 5	MINI CARD-3 PCIE/BKT
Lane 6	10/100/1G LAN
Lane 7	None
Lane 8	None


DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.



Title	Index and Config.		
Size	Document Number	Rev	A00
LA-5472P		Date	Wednesday, January 20, 2010
Sheet 3 of 66			

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY FOR THE DESIGN, DEVELOPMENT, PRODUCTION, OR SALE OF ANY PRODUCT OR SERVICE.



<http://laptop-motherboard-schematic.blogspot.com/>








+CLK_VDD_IO CAN BE RANGE FROM 1.05V TO 3V



PIN 30	CPU0	CPU1
1 (0.7~1.5v)	100MHz	100MHz
0 (DEFAULT)	133MHz	133MHz




DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.


Clock Generator			
Title	Document Number	Rev	A00
LA-5472P			
Date: Wednesday, January 20, 2010	Sheet 6	of 66	

<http://laptop-motherboard-schematic.blogspot.com/>

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







PCI-Express Configuration Select		
CFG0	1	Single PEG
	0	Bifurcation enable

PCI-Express Static Lane Reversal		
CFG3	1	Normal Operation
	0	Lane Number Reversed 15->0, 14->1 ...


Display Port Presence		
CFG4	1	Disabled; No Physical Display Port attached to Embedded Display Port
	0	Enabled; An external Display Port device is connected to the Embedded Display Port

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.			
Arrandale (4/6)			
Title	Document Number	Rev	A00
Size	LA-5472P		
Date:	Wednesday, January 20, 2010	Sheet	10 of 66

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

<http://laptop-motherboard-schematic.blogspot.com/>




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Date: Wednesday, January 20, 2010 Sheet 11 of 66

9 DDR_A_DQS#[0..7] <<>>
 9 DDR_A_D[0..63] <<>>
 9 DDR_A_DM[0..7] <<>>
 9 DDR_A_DQS#[0..7] <<>>
 9 DDR_A_MA[0..15] <<>>

Layout Note:
Place near JDIMMA




Layout Note:
Place near JDIMMA.203,204



Populate R87 for Intel DDR3
VREFDQ multiple methods M1

Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket







CMOS_CLR1	CMOS setting
Open	Keep CMOS

ME_CLR1	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers




INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable Internal VRs





On Die PLL VR is supplied by
1.5V when sampled high, 1.8 V
when sampled low






200 MIL SO8
64Mb Flash ROM



200 MIL SO8
32Mb Flash ROM



		PCH JTAG Enable		PCH JTAG Disable		Production
PCH Pin	Ref.	ES1	ES2	ES1	ES2	All
TDO	R806	No Stuff	200 ohm	No Stuff	No Stuff	200 ohm
	R1315	No Stuff	100 ohm	No Stuff	No Stuff	100 ohm
TMS	R807	200 ohm	200 ohm	No Stuff	No Stuff	200 ohm
	R1281	100 ohm	100 ohm	No Stuff	No Stuff	100 ohm
TDI	R805	200 ohm	200 ohm	20K ohm	No Stuff	200 ohm
	R1282	100 ohm	100 ohm	10K ohm	No Stuff	100 ohm
TCK	R804	4.7K ohm	4.7K ohm	4.7K ohm	4.7K ohm	51 ohm
	R808	20K ohm	No Stuff	No Stuff	No Stuff	No Stuff
TRST#	R816	10K ohm	No Stuff	No Stuff	No Stuff	No Stuff



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

PCH (1/8)


LA-5472P

Rev A00

Size Document Number

Date: Wednesday, January 20, 2010


Sheet 15 of 66



Intel WW18 Strapping option

PORT	STRAP	ENABLE	DISABLE
LVDS	L_DDC_DATA	PU to 3.3V through 2.2Kohm	NC
PORT B	SDVO_CTRLDATA	PU to 3.3V through 2.2Kohm	NC
PORT B	DDPC_CTRLDATA	PU to 3.3V through 2.2Kohm	NC
PORT B	DDPD_CTRLDATA	PU to 3.3V through 2.2Kohm	NC
eDP on CPU	CFG[4] (at CPU)	PD to GND through 3.3Kohm	NC

Intel request DDPB can not support eDP




























DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

PCH (3/8)

LA-5472P



				<p align="center">Compal Electronics, Inc.</p>			
Title		PCH (4/8)					
Size	Document Number						Rev
	LA-5472P						A00
Date:	Wednesday, January 20, 2010		1	Sheet	18	of	66





PCH Power Rail Table		
Voltage Rail	Voltage	SO Iccmax Current (A)
V_CPU_IO	1.1/1.05	< 1 (mA)
V5REF	5	< 1 (mA)
V5REF_Sus	5	< 1 (mA)
Vcc3_3	3.3	0.357
VccAClk	1.1	0.052
VccADAC	3.3	0.069
VccADPLLA	1.1	0.068
VccADPLLB	1.1	0.069
Vccap11EXP	1.1	0.04
VccCore	1.1	1.432
VccDMI	1.1	0.058
VccDMI	1.1	0.061
VccFDIPLL	1.1	0.037
VccIO	1.1	3.062
VccLAN	1.1	0.32
VccME	1.1	1.849
VccME3_3	3.3	0.085
VccpNAND	1.8	0.156
VccRTC	3.3	2 (mA)
VccSATAPLL	1.1	0.031
VccSus3_3	3.3	0.163
VccSusHDA	3.3	0.006
VccVRM	1.8 / 1.5	0.196
VccALVDS	3.3	< 1 (mA)
VccTX_LVDS	1.8	0.059

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		
PCH (6/8)		
Size	Document Number	Rev A00
LA-5472P		
Date:	Wednesday, January 20, 2010	Sheet 20 of 66



Follow DG 1.11

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

PCH (7/8)

LA-5472P

Date: Wednesday, January 20, 2010 Sheet 21 of 66



<http://laptop-motherboard-schematic.blogspot.com/>






DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			PCH (8/8)
Size	Document Number	Rev A00	
Date		Wednesday, January 20, 2010	Sheet 22 of 66









Reserve for back-up plan

<http://laptop-motherboard-schematic.blogspot.com>



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



VGA SW for MB/DOCK



SEL1/SEL2	Channel	Source
0	A=B1	MB
1	A=B2	APR/SPR






DELL CONFIDENTIAL/PROPRIETARY







Compal Electronics, Inc.			
Title CRT/Video switch			
Size	Document Number	Rev	
	LA-5472P	A00	
Date:	Wednesday, January 20, 2010	Sheet	27 of 66

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



<http://laptop-motherboard-schematic.blogspot.com/>




Free Fall Sensor




USH BCM5882 and China TPM Z8H172T Option				
PART/PIN	Ref Des	TCM Enable	TPM Enable	ALL TPM/TCM Disable
TCM circuit	All 3@	POP	@	@
SIO 5028 ->SP_TPM_LPC_EN	PU R841	@	POP	@
	PD R483	POP	@	@
	PU R788	@	@	@
PCH GPIO39 ->TPM_ID1	PU R787	@	@	POP
	PD R339	POP	POP	@
PCH GPIO38 ->TPM_ID0	PU R273	POP	POP	@
	PD R922	@	@	POP




Power Control for Mini card1



Power Control for Mini card2



Power Control for Mini card3




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.






Title			PCIE PWR
Size	Document Number	Rev	
	LA-5472P	A00	
Date:	Wednesday, January 20, 2010	Sheet	35 of 66

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

<http://laptop-motherboard-schematic.blogspot.com/>




<http://laptop-motherboard-schematic.blogspot.com/>



BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL.

<http://laptop-motherboard-schematic.blogspot.com>





	VGA_ID_UMA	VGA_ID_DISC
Discrete	0	1
UMA	1	0
SG	1	1


DELL CONFIDENTIAL/PROPRIETARY

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Compal Electronics, Inc.			
Title ECE5028			
Size	Document Number LA-5472P	Rev A00	
Date	Wednesday, January 20, 2010	Sheet	39 of 66

<http://laptop-motherboard-schematic.blogspot.com/>



[illegible]

Figure 1: Pin connections for the HRS FH12-16S-0P5SH(55)-D connector. The diagram shows three rows of pins (1-18, 19-26, 27-34) connected to various components. Pin 1 is connected to +3.3V_ALW through a 0.1uF capacitor. Pin 2 is connected to C771. Pin 3 is connected to BC_CLK_ECE1077. Pin 4 is connected to BC_DAT_ECE1077. Pin 5 is connected to BC_INT#_ECE1077. Pin 6 is connected to +3.3V_ALW. Pin 7 is connected to +3.3V_RUN. Pin 8 is connected to TP_CLK. Pin 9 is connected to TP_DATA. Pin 10 is connected to +5V_RUN. Pin 11 is connected to +5V_ALW. Pin 12 is connected to KYBRD_BKLT_PWM. Pin 13 is connected to KYBRD_BKLT_PWM. Pin 14 is connected to TP_DET#. Pin 15 is connected to TP_DET#. Pin 16 is connected to TP_DET#. Pin 17 is connected to G1. Pin 18 is connected to G2. Pin 19 is connected to +5V_RUN through a 0.1uF capacitor. Pin 20 is connected to C678. Pin 21 is connected to +5V_ALW through a 0.1uF capacitor. Pin 22 is connected to C7413. Pin 23 is connected to +5V_ALW. Pin 24 is connected to +5V_ALW. Pin 25 is connected to +5V_ALW. Pin 26 is connected to +5V_ALW. Pin 27 is connected to +5V_ALW. Pin 28 is connected to +5V_ALW. Pin 29 is connected to +5V_ALW. Pin 30 is connected to +5V_ALW. Pin 31 is connected to +5V_ALW. Pin 32 is connected to +5V_ALW. Pin 33 is connected to +5V_ALW. Pin 34 is connected to +5V_ALW. A note indicates to place components close to J1P1.5,6.



The schematic diagram illustrates the connection between a Raspberry Pi 4 and a BT module. The Raspberry Pi 4 is shown on the left with the following pins connected to the BT module:

- Pin 18 (BT_DET#) to COEX1_BT_ACTIVE
- Pin 36 (COEX1_BT_ACTIVE)
- Pin 43 (BT_ACTIVE)
- Pin 39 (BT_RADIO_DIS#)
- Pin 36 (COEX2_WLAN_ACTIVE) to COEX2 WLAN ACTIVE
- Pin 18 (USBP6-) to USBP6-
- Pin 18 (USBP6+) to USBP6+

The BT module is shown on the right with pins 1 through 14. It is connected to a +3.3V_RUN supply and a 0.1uF capacitor. The BT module is labeled E&T_3703-E12N-03R.

Power Switch for debug

40.43 POWER_SW#_MB << POWER_SW# MB

@C684
100P_0402_50V&J-D

1 2

PWRSW1
@SHORT PADS-D
Place on Top

1 2

PWRSW2
@SHORT PADS-D
Place on Bottom

Part Number	Description
DC28A000800	FAN SET DAQ20 DC5V AB7405HB-HB3 ADDA

Part Number	Description
PK230003Q0L	SPK PACK ZJX 2.0W 4 OHM FG

Part Number	Description
SP070007V0L	S SOCKET TYCO 1770551-1 10P H5.9 SMART

Part Number	Description
DC000001Q0L	PCMCIA TYCO 1759096-1

Part Number	Description
DC02000CS0L	H-CONN SET ZGX MB-MDC

Part Number	Description
DC02000840L	H-CONN SET ZJX MB-B/T-TP-FP

Part Number	Description
DC020003Y0L	H-CONN SET ZJX MB-LCD 14 WXGA+(-1ch)

Part Number	Description
DC02000870L	H-CONN SET ZJX MB-LCD 14 WXGA+(-2ch)

Part Number	Description
GC20323MX00	BATT CR2032 3V 220MAH MAXELL




Size	Document Number	Rev
	LA 5430B	A00


LA-5472P		700
Date: Wednesday, January 20, 2010	Sheet 41 of 66	

DC/DC Interface


+3.3V_ALW_PCH Source




+3.3V_SUS Source




+5VRUN Source




+3.3V_RUN Source




+3.3VM Source




Discharg Circuit




Discharg Circuit



+1.5V_RUN Source



+1.05V_RUN Source



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.





POWER CONTROL

LA-5472P










Date: Wednesday, January 20, 2010 Sheet 42 of 66



<http://laptop-motherboard-schematic.blogspot.com/>

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



LED Circuit Control Table		
	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Sniffer Function)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1






+3.3V_ALWP/ +5V_ALWP/ +5V_ALW2 / +15V_ALWP/ +3.3V_RTC_LDO

5 Volt +/-5%
Thermal Design Current : 5.936A
Peak Current : 8.481A
OCP_MIN : 10.177A

Fsw = 400KHz

3.3 Volt +/-5%
Thermal Design Current : 4.942A
Peak current : 7.061A
OCP_MIN : 8.473A
Fsw = 300KHz



	PR61
UMA	5.9K
DSC	6.49K


Compal Electronics, Inc.

LA-5472P

LA-3472P


Date: Wednesday, January 20, 2010 Sheet 46 of 66

+1.8V_RUN



+0.75V_DDR_VTT

DDR3 Termination




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title	+0.75V_DDR VT/+1.8V_RUN		
Size	Document Number	Rev	A00
Date	Wednesday, January 20, 2010	Sheet	47 of 66



1.05Volt +/-5%
Thermal Design Current : 18A
Peack current : 18.059A
OCP MIN : 21.67A



<http://laptop-motherboard-schematic.blogspot.com/>











output voltage adjustable network

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER EXTERNAL PARTY OR FORCE, OR TO ANY OTHER DIVISION WITHIN THE COMPANY. NO INFORMATION CONTAINED HEREIN MAY BE USED BY OTHERS TO REPRODUCE OR TRANSMIT IN ANY MANNER OR FOR ANY PURPOSE WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.

Size	Document Number	Rev
	LA-5472P	A00
Date:	Wednesday, January 20, 2010	Sheet 52 of 66




FBAD[0..63] <<>> FBAD[0..63] 57,58
 FBA_CMD[0..30] <<>> FBA_CMD[0..30] 57,58
 DQMA#[0..7] <<>> DQMA#[0..7] 57,58
 DQSA_RN[0..7] <<>> DQSA_RN[0..7] 57,58
 DQSA_WP[0..7] <<>> DQSA_WP[0..7] 57,58




Mode C - Mirror Mode Mapping

DATA Bus		
Address	0..31	32..63
CMD0	CKE_L	
CMD1	A8	A8
CMD2	CS0#_L	
CMD3	A7	A6
CMD4	A2	A1
CMD5	A11	A9
CMD6	A5	A4
CMD7	A0	A12
CMD8	CAS#	CAS#
CMD9	BA1	A3
CMD10	A9	A11
CMD11	CS0#_H	
CMD12	BA0	BA0
CMD13	BA2	A15
CMD14	A3	BA1
CMD15		CS1#_H
CMD16		ODT_H
CMD17	A4	A5
CMD18	A13	A14
CMD19	WE#	A10
CMD20	A1	A2
CMD21	A10	WE#
CMD22	A12	A0
CMD23	CS1#_L	
CMD24	RAS#	RAS#
CMD25	ODT_L	
CMD26	A6	A7
CMD27		CKE_H
CMD28	RST	RST
CMD29	A14	A13
CMD30	A15	BA2

+1.5V_MEM_GFX Source



+1.05V_RUN_VTT_GFX Source



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Compal Electronics, Inc.

Title		
N10M Memory		
Size	Document Number	Rev
LA-5472P		A00
Date:	Wednesday, January 20, 2010	Sheet 56 of 66


<http://laptop-motherboard-schematic.blogspot.com/>

Memory Partition A - Lower 32 bits

FBA_CMD[0..30] << FBA_CMD[0..30] 56.58
FBAD[0..63] << FBAD[0..63] 56.58
DQMA#[0..7] << DQMA#[0..7] 56.58
DQSA_RN[0..7] << DQSA_RN[0..7] 56.58
DQSA_WP[0..7] << DQSA_WP[0..7] 56.58



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.

VRAM A Lower


LA-5472P

Date: Wednesday, January 20, 2010

Rev A00

Sheet 57 of 66

Memory Partition A - Upper 32 bits



Mode C - Mirror Mode Mapping

DATA Bus		
Address	0..31	32..63
CMD0	CKE_L	
CMD1	A8	A8
CMD2	CS0#_L	
CMD3	A7	A6
CMD4	A2	A1
CMD5	A11	A9
CMD6	A5	A4
CMD7	A0	A12
CMD8	CAS#	CAS#
CMD9	BA1	A3
CMD10	A9	A11
CMD11		CS0#_H
CMD12	BA0	BA0
CMD13	BA2	A15
CMD14	A3	BA1
CMD15		CS1#_H
CMD16		ODT_H
CMD17	A4	A5
CMD18	A13	A14
CMD19	WE#	A10
CMD20	A1	A2
CMD21	A10	WE#
CMD22	A12	A0
CMD23	CS1#_L	
CMD24	RAS#	RAS#
CMD25	ODT_L	
CMD26	A6	A7
CMD27		CKE_H
CMD28	RST	RST
CMD29	A14	A13
CMD30	A15	BA2

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

<http://laptop-motherboard-schematic.blogspot.com/>



Compal Electronics, Inc.			
Title			
VRAM A Upper			
LA-5472P			
Date:	Wednesday, January 20, 2010	Sheet	58 of 66

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	40	HW	7/13/2009	COMPAL	Board ID	R98 change to 130k ohm	X01
2	30	HW	7/13/2009	COMPAL	follow M09 +3.3V_LAN enable control circuit	Depop R47	X01
3	8, 12, 13, 42	HW	7/13/2009	Intel	Intel S3 reduction circuit.	Add R1469, R1497~R1505, R1507~R1509, C1875, C1878~C1884, Q199~Q202, Q205, Q207, Q208, U141, PJP906, PJP907, change R879 to 1.5K, R880 to 750ohm, R624 to 22 ohm, change CPU CDDQ power source from +1.5V_MEM to +1.5V_CPU_VDDQ, change +.075_DDR_VTT discharge gate from RUN_ON_ENABLE# to RUN_ON_CPU1.5VS3#, add +1.5V_CPU_VDDQ discharge circuit, add net "DDR_HVREF_RST_GATE" from U36.A34 to Q119.2, "CPU1.5V_S3_GATE" from U36.A36 to R1501	X01
4	31	HW	7/23/2009	Broadcom	Change C718 value	Change C718 from .47uF to .22uF	X01
5	23	HW	7/23/2009	DELL	Follow DELL request to remove R3P circuit	Delete U140, R136, R138, R156,R507, R516, R519, R529, R531, R534~R536, R594, R1457, R1458, R1462, R1463, C434, C72, C73, C391, C406, pop R142, D2, C219	X01
6	41,37	HW	7/23/2009	Compal	Per M09 lesson learn request	Re-define JTP1, JBI01	X01
7	19	HW	7/23/2009	Intel	GPIO1, 6, 7 need to PU if no used.	Add R1506, R1510	X01
8	40 43	HW	7/23/2009	Compal	Follow SMSC5045 spec	Add R1512, @C1885, C1886, change R560 to 100Kohm, add net name LAT_ON_SW#_R	X01
9	31	HW	7/23/2009	Broadcom	Remove RFID disable circuit	Remove R1062~R1065	X01
10	24	HW	7/23/2009	Compal	CAM Module change from 7 pin to 8 pin	Change pin define for JEDP1	X01
11	31	HW	7/23/2009	Broadcom	R898 and R485 pop at the same time	Depop R898	X01
12	24	HW	7/29/2009	Compal	Nvidia BIA_PWM implementation	POP R165, de-pop R166	X01
13	8,15	HW	7/29/2009	Compal	Depop all related components where are located at 0 Z-high area	Depop JXDP1, JXDP2, JDEG1, JP2 connector	X01
14	42	HW	7/29/2009	Compal	For load switches Vout over 5% range concern by power team.	Change Q151 to SIS406D,Q183 to SI7658ADP,Q58 to SI4164DY	X01
15	42	HW	7/29/2009	Compal	Backdrive EA Failure on RAM	Pop R625 and Q79, change R625 to 0603 size.	X01
16	21	HW	7/29/2009	Intel	The PLLs aren't used in a DIS system	De-pop C105 & C106	X01
17	36,39	HW	7/29/2009	DELL	Reconnect the signal UWB_RADIO_DIS#	Connect UWB_RADIO_DIS# from EC5028.A56 to MINI3.20	X01
18	24	HW	7/29/2009	PERICOM	Pericom 8200 SW issue DVI can not work	Add R1516 to pull up U9 pin 23 (P1_OC0) of Pericom 8200 SW with a 4.7K ohm resistor to +3.3_RUN	X01
19	29	HW	7/29/2009	Compal	EMI solution.	Change R1295 to L4 (220ohm) and R1217 from 22ohm to 47ohm.	X01
20	42	HW	7/29/2009	Compal	Base on de-rating report.	Change Q61 from AO4456 to NTMS4107.	X01
21	37, 39	HW	7/29/2009	Compal	GPIO MAP update	Add reserved R1513 between U95.18 and +3.3V_RUN, add R1514 between U95.18 and 5028.A47 named EN_ESATA_RPTR.	X01

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL.

<http://laptop-motherboard-schematic.blogspot.com/>



Title			EE P.I.R (1/1)		
Size	Document Number				Rev
	LA-5472P				A00
Date:	Wednesday, January 20, 2010		Sheet	59	of 66

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
22	31	HW	7/29/2009	Broadcom	Resolve 5882 leakage issue	Add R884, R1515, Q209, Q210	X01
23	31	HW	7/29/2009	Broadcom	Resolve smart cart can't work problem.	pop R775, R537, depop R776.	X01
24	36	HW	7/29/2009	Compal	Change PU power rail for USB_MCARD1_DET#	Change USB_MCARD1_DET# PU power rail to +3.3V_RUN	X01
25	31	HW	7/29/2009	Compal	Remove R1061 to avoid double PU and provide back-drive path.	Remove R1061	X01
26	21	HW	7/29/2009	Compal	Follow the pop option on CRB1.6 to depop C39 for +VCCACLK, C610 for +SATAPLL, C111 and C112 for +1.05V_M_VCCEPW	Depop C610, C39, C111, C112	X01
27	15	HW	7/29/2009	Compal	Base on crystal EA result.	Change external Load Capacitor Value C296 and C297 to 12 pF of Y1.	X01
28	30	HW	7/29/2009	Compal	Base on crystal EA result.	Change external Load Capacitor Value C476 to 33 pF and C427 change to 200 ohm (R808) of Y2.	X01
29	40	HW	7/29/2009	Compal	Base on crystal EA result.	Change external Load Capacitor Value C674 and C675 to 33 pF of Y4.	X01
30	33	HW	7/29/2009	Compal	Base on crystal EA result.	Change external Load Capacitor Value C514 and C515 to 22 pF of X3.	X01
31	29	HW	7/29/2009	Compal	EMI solution.	Change R1215 from 22ohm to 47ohm.	X01
32	29	HW	7/29/2009	Compal	Prevent floating of PCH_GPIO34	Add R1511 10K PD.	X01
33	38	HW	7/29/2009	Compal	Based on DFX team request	Change docking connector from SP030000F0L(JAE_WD2F144WB1_144P-T) to SP030000F0L(JAE_WD2F144WB1R300_144P).	X01
34	36	HW	7/29/2009	Compal	Change PU power rail for PCIE_MCARD3_DET#	Change PCIE_MCARD3_DET# PU power rail to +3.3V_RUN	X01
35	18 35	HW	05/08/2009	Compal	Remove Braidwood circuit.	Delete R1411, R1453, JBW1	X01
36	36	HW	05/08/2009	Compal	Base on SATA EA result, need to trun off Pre-emphasis 0.	Depop R1298, pop R1301.	X01
37	33	HW	10/08/2009	Compal	Base on crystal EA result.	Change C514 C514 to 15pF and R421 to 100 ohm.	X01
38	38	HW	11/08/2009	Compal	Change VGA_ID_DISC & VGA_ID_UMA PU power rail	Change VGA_ID_DISC & VGA_ID_UMA PU power rail from +3.3V_RUN to +3.3V_ALW	X01
39	38	HW	11/08/2009	Compal	Change ODD_DET# PU power rail.	Change ODD_DET# PU power rail to +3.3V_RUN	X01
40	41	HW	11/08/2009	SMSC	Watch dog timer may not be reseted when EMC4002 VDD_PWRGD is not completely at Logic Low.	Add discharge circuit for +3.3V_M	X01
41	23	HW	11/08/2009	SMSC	SMSC review feedback	The pull-up source of the R150 should be changed to +VCC_4002	X01
42	39	HW	11/08/2009	SMSC	per SMSC 5045 AN 19.6, 4002 AN 16.11	R541, R554, R1512 should be 10K.	X01
43	23	HW	11/08/2009	Compal	FAN1_DET# should have 10K PU to +3.3V_M	Add R1517	X01
44	31	HW	11/08/2009	Broadcom	Follow Broadcom request	Delete T159, R494, R498, R631, R634, R898, C640, C641, C642 C647, C1026, L73, add R1522, C1887, C1888, change connection for R496, R497 to GND, change connection for JCS1pin3 and pin4	X01
DELL CONFIDENTIAL/PROPRIETARY							
Compal Electronics, Inc.							
EE P.I.R (2/2)							
LA-5472P							
Date: Wednesday, January 20, 2010 Sheet 60 of 66							

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL.



<http://laptop-motherboard-schematic.blogspot.com/>

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
45	8	HW	11/08/2009	DELL	Fix the Intel S3 power up timing	Change C1880 from 0.01uF to 0.22uF 0402 cap.	X01
46	31	HW	11/08/2009	Broadcom	Follow Broadcom request	Change C646 to 220nF that was placed near the JSC1 pin 10 (+SC_VCC). And 470nF should be at C718 near U3 (TDA8034)	X01
47	31	HW	12/08/2009	Broadcom	Follow Broadcom request	Change R497 & R496 to 0 ohm, but depop	X01
48	27	HW	12/08/2009	Compal	RGB EA result	C251-C253 to 8.2pF; L61-L63 to 10-Ohm Bead ; De-pop C390,C518,C996	X01
49	29	HW	12/08/2009	DELL	Use the SiTimes part due to the cost savings	Change X4 from TXC to SiTimes SIT8102AC3333E12T	X01
50	8	HW	12/08/2009	Intel	Intel review schematic feedback	Add R529 and C1889	X01
51	33	HW	12/08/2009	Richo	Change pop option for R5U242	Change C21 from 10U to 47U, change R46 to C1889 (1uF)	X01
52	31	HW	12/08/2009	Broadcom	BCM5882 pin-C1 "RSTOUT_N" is an open drain I/O type, we need to have 4.7K pull-up to 3.3V_ALW	Add R638	X01
53	30 36	HW	13/08/2009	Compal	Disconnect IO & DOCK VCT	Delete R652 & C41, Rename IO VCT to +LOM_VCT_IO & reserve C712 pad for test.	X01
54	31	HW	13/08/2009	Compal	Broadcom review request	USB_GPIO27 Should have a 0ohm but de-pop resistor.	X01
55	39	HW	14/08/2009	SMSC	SMSC review	Change R561 and R1046 from 1M ohm to 100K ohm.	X01
56	39	HW	14/08/2009	SMSC	SMSC review	Remove R587, base on crystal EA result that only need to change caps value.	X01
57	10	HW	14/08/2009	Intel	Follow Intel recomment to add debug TP.	Add T186~T190	X01
58	31	HW	14/08/2009	Compal	Smart card EA result	Change R772 to 47 Ohm and C1015 to 10pF for resolving SC_CLK Rise/Fail timing issue and also change C633 to 10pF.	X01
59	31	HW	14/08/2009	DELL	Avoid a glitch for DDR_HVREF_RST_GATE, please add a 1.1K 1% no-stuff pull-up to +1.5V_CPU_VDDQ rail on the PM_DRAM_PWRGD_R signal for a back-up option	Change C1889 to 0.1u, add R1518 for PM_DRAM_PWRGD_R but depop.	X01
60	8 45	HW	14/08/2009	DELL	CPU detection since the edge diode has been removed from M'09	Delete T1 and add R1519 for CPU_DETECT# and connect JCPU.AH24 to U36.B18	X01
61	15 19 36	HW	14/08/2009	DELL	Invert the EN_ESATA_RPTR signal and connect this to SATAGP4/GPIO16	Add Q211 and R1520 but depop, pop R1513 and de-pop R1514 , change net name from GPIO16 to EN_ESATA_RPTR#	X01
62	34	HW	14/08/2009	Compal	By EMI request, pop common choke	Change Pop otion for express card, pop L64, depop R791 R792. For USB2,3 pop L65, L66 and reserve R1524, R1525, R1526 and R1527.	X01
63	30	HW	14/08/2009	Intel	By Intel request	Add R1528 for LAN_REQ#	X01
64	37	HW	17/08/2009	Intel	Adding stitching caps near the DOCK_LOM traces where it crosses over plane splits.	Add C1028	X01
DELL CONFIDENTIAL/PROPRIETARY							
 Compal Electronics, Inc. Title: EE P.I.G (3/3) Size: LA-5472P Date: Wednesday, January 20, 2010 Sheet 61 of 66							Rev A00

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL.

<http://laptop-motherboard-schematic.blogspot.com/>

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
65	38	HW	8/19/2009	NV	Solve DVI issue	Add Q213~Q218,R1523,R1530~R1540	X01
66	26	HW	8/19/2009	Pericom	8200 pin 8,9 add caps to minimize noise	Add C1597 & C1598	X01
67	53	HW	8/19/2009	NV	Reserve crystal for 27M.	Add @R1541,@Y7, @C1891, @C1892	X01
68	24	HW	8/20/2009	Compal	Follow Marguax schematic	Depop R279,R1027	X01
69	53	HW	8/20/2009	Compal	Add PU/PD resistor for 8200 back-up plan	Add R1542~R1544, but depop.	X01
70	35	HW	8/24/2009	Compal	Add PD resistor for back-drive issue	Add R1545~R1547	X01
71	24	HW	8/25/2009	Compal	No need PD/PU resistors at EDP AUX channel	Delete R279 & R1027	X01
72	21	HW	8/25/2009	Compal	Add by pass caps	populate C39 & C610	X01
73	42	HW	8/25/2009	Compal	Un-populate pop option for double discharge path	Un-populate R612,R607 and R1498	X01
74	11	HW	8/25/2009	Compal	Base on power team FDIM test	Change C48,C49,C50,C51,and C52 to 22uF.	X01
75	30	HW	8/26/2009	Intel	Follow Intel WW35 '09	Change R808 to C427 10pF and change C475 to 33pF	X01
76	53	HW	8/27/2009	Compal	Follow Marguax to populate 27MHz crystal for PT build.	Populate Y7,C1891,C1892,R1541 and de-pop R631	X01
77	6,53	HW	9/28/2009	Compal	Populate 27MHz crystal.	Depop R43,R39,R1317, pop R1417	X02
78	17	HW	9/28/2009	Intel	Follow Intel DG 1.62	Change R672 to 1K_0402_5%.	X02
79	15,18	HW	9/28/2009	Compal	Depop XDP circuit component	Depop R118,R94	X02
80	53	HW	9/29/2009	NV	GPU_JTAG_TRST# should be pull down	Pop R1372 and cahnge to 1K Ohm.	X02
81	40	HW	10/20/2009	Compal	Depop R5	Depop R5 for double pull down	X02
82	33	HW	10/20/2009	Compal	Follow DFX recommendation change JSD1 footprint to modify screw hole.	Chnage FOX_2WX131A1-31DD-7F_20P-T to FOX_2WX131A1-31DD-7F_18P.	X02
83	36	HW	10/20/2009	Compal	Correct USB_MCARD2_DET# PU power rail	Chnage power rail from +3.3V_RUN to +3.3V_ALW_PCH	X02
84	17	HW	10/20/2009	Compal	Follow schematic check list 2.0, change resistor value	Chnage R268 from 1K to 10K	X02
85	16	HW	10/20/2009	Compal	Change R910 value and placement	Change R910 form 0 ohm to 22 ohm and place near PCH side.	X02
86	37	HW	10/26/2009	Compal	Chnage USB common choke by EMI request	Change L95 L96 from DLW21SN900SQ2_0805~D to HCMC0805-900MFS_4P~D	X02
87	23	HW	10/26/2009	Compal	Change OTP temperature	change R151 from 953ohm to 1.82Kohm	X02
88	53	HW	10/27/2009	Compal	To solve 27 Mhz noise issue	Connect Y7 pin 2 and 4 to GND.	X02
89	31	HW	10/27/2009	Broadcom	For 5882-B0 request	L71, L72 68nH, 2%, 400mA; C1070, C1071 1500pF, 2%, 50V; C1886, C1887 150pF, 2%, 50V	X02
90	15	HW	10/29/2009	Compal	Change flash ROM part number	Due to W25X32VSSIG will be EOL, change part number to W25Q32BVSSIG.	X02

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

EE P.I.G (4/4)

LA-5472P

Date: Wednesday, January 20, 2010 Sheet 62 of 66


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL.

<http://laptop-motherboard-schematic.blogspot.com/>

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
115	33, 34	HW	01/07/2010	Compal	Change R5U2542 form ES2 to ES3	Change part number from SA00003C21L to SA00003C22L	A00
116	27	HW	01/14/2010	Compal	RGB EMI issue	Change L61, L62, L63 from 10nH to 27nH, C251, C252, C253 from 8.2pF to 2pF and pop C390, C518, C996	A00
117	37	HW	01/15/2010	Compal	Change SATA repeater part to power saving part	Change U95 to SA00003P10L	A00
118	26	HW	01/19/2010	Pericom	Pericom DP SW DP8200 has new silicon W version in stead of Y version	Change U9 to SA00003CD2L	A00

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title **EE P.I.G (6/6)**

Size Document Number **LA-5472P** Rev **A00**

Date: **Wednesday, January 20, 2010** Sheet **64** of **66**

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	50	Selector	7/20	TI	CSS GC logic wrong issue	Add PR282 180_ohm to GND	X01
2	46	1.5V_MEM	7/20	Compal ADC Guangyong	Add droop resistor for TI solution	Add PR77	X01
3	45	+3.3V/+5V	8/17	Compal ADC Guangyong	Change 3V/5V choke for cost down	change PL5 from SH00000H90L to SH00000FN0L change PL6 from SH00000HB0L to SH00000HR0L	X01
4	50	Selector	8/17	Compal	Add 1M_ohm pull down to fix ACAV_IN_NB oscillation when battery mode S5	Add PR283	X01
5	50	Selector	8/17	TI	new version CD3301 (PG2.1) don't need PD22 and PR282	depop PD22 add PR282, pop PR430	X01
6	50	Selector	8/17	TI	DOCK_AC_OFF_EC floating issue	add PR285	X01
7	52	ISL62872_GPU	8/17	Dell / intersil	change PU901 to ISL62872 to support NV VID fixture	change PU901 to ISL62872 from ISL62870 and support circuit.	X01
8	49	+VCORE MAX17030	8/17	Compal	change thermistor package from 0603 to 0402 for cost down	Change PH3,PH4 and PH5 from SL200000B0L to SL200000W0L	X01
9	47	1.8V_RUN	8/18	MAXIM	Output ripple voltage unstable issue	Change PC314 from SE00000868L(22u/0805) to SE00000000L(100u/1206) Change PR409 from SD03480618L (8.06k) to SD03460418L (6.04k) Change PR410 from SD03440218L(4.02k) to SD03430118L(3.01k) Change PR408 from SD014402A8L(40.2 Ohm) to SD0000008H8L(51 Ohm) Change PC315 from SE000003W8L(820pF) to SE076333K8L (3300pF) Change PR411 from SD00000268L(6.98K) to SD03445318L(4.53K) Change PC310 from SE074102K8L(1000P) to SE074472K8L(4700pF) Change PC309 from SE071330J8L (33pF) to SE071560J8L (56pF) Change PC311 from SE042104K8L(.1u/0603/25V) to SE076104K8L(.1u/0402/16V) Add PR413 SD02800008L (0 Ohm) Change PR102, PR103 and PR104 from SD013220B8L(2.2) to SD00000V98L(1.1) Change PR310, PR311 and PR312 from SD03430118L(3.01k) to SD03424918L(2.49k) Change PR307, PR308 and PR309 from SD03422118L(2.21k) to SD03417418L(1.74k) Change PR137 from SD03449910L(4.99k) to SD03447518L(4.75k) Add PC271,PC272 and PC273 SE075223K8L(0.022uF)	X01
10	49	+VCORE MAX17030	8/20	Maxim	Vcore FDIM issue	Change PR188 and PR201 from SD03451018L(5.1k) to SD00000U28L (4.3k) Change PR199 and PR203 from SD03416228L(16.2k) to SD03413728L(13.7k) Change PR198 from SD03468008L(680 Ohm) to SD03418008L(180 Ohm) Change PR202 from SD03468008L(680 Ohm) to SD03410008L(100 Ohm) Change PC108 and PC116 from SE074331K8L(330p) to SE074471K8L(470p) Change PR200 from SD00000DM0L(200k) to SD03451028L(51k) Change PC115 from SE071300J0L(SE071300J0L) to SE071220J8L(22P) Change PC106 from SE071300J0L(30P) to SE071330J8L(33P) Change PR204 from SD03447518L(4.75K) to SD03452318L(5.23K) Change PR205 from SD03444228L(44.2K) to SD03424028L(24K) Change PR207 from SD00000LZ0L(3.83K) to SD00000J20L(4.32K) Change PR208 from SD03482518L(8.25k) to SD03464918L(6.49k)	X01
11	48	+1.05VM/ +1.05VTT	8/20	ON	Fine tune DC accurcay	Change PU301 from SA00003B10L(MAX15050) to SA00003CG0L (ISL8014) and support circuit	X01
12	47	1.8V_RUN	8/25	DELL	1.8V transient 0.1A ~ 1.6A output voltage over spec		

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
13	49	Vcore	8/25	MAXIM	Improve DC accuracy	Change exposed pad to PGND from AGND	X01
14	49	Vcore	8/25	MAXIM	Vender recommend PSI# pull down 10k	Change PR334 from SD03410018L (1k) to SD02810028L(10k)	X01
15	51	Charger	8/25	Compal ADC Guangyong	Improve charger choke saturation current at 100 degree C	Change PL14 from SH04856AM8L (5.6u) to SH00000I60L (5.6u)	X01
16	44	DCIN	8/25	Compal	3.3V_ALW2 black driver issue with RTC battery only	Change PD1 from SC100000Q0L(BAT54CW) to SCSB715F08L (RB715F)	X01
17	49	Vcore	8/27	Compal	Reserve resistor pad for debug	Add PR122 and PR123	X01
18	52	GPU_Core	9/01	Intersil	PR916 and PR911 for debug change to 0 Ohm	Change PR916 from SD02810018L(1K) to SD02800008L(0 Ohm) Change PR911 from SD02810018L(1K) to SD02800008L(0 Ohm)	X01
19	49	Vcore	9/01	MAXIM	Fine tune Imon time constant meet Intel SPEC 300uS~500uS	Change PC270 from SE075223K8L (0.022U) to SE076333K8L (.033U)	X01
20	49	Vcore	9/01	MAXIM	Make sure DPRSLPVE low level under 0.33V	Change PR109 from SD03449908L (499 Ohm) to SD02800008L (0 Ohm)	X01
21	52	GPU_Core	10/06	NV	GPU_CORE default setting should be 1V for faster to boot to system and short warm up time for GPU	Depop PR910 and POP PR927	X02
22	44	DC_IN	10/13	TI	High inrush current on DC_IN when AC adapter plug in	Change PR20 from SD02800008L(0 Ohm) to SD02810028L(10k)	X02
23	49	Vcore	10/20	MAXIM	3 phase overlap issue with 2nd source MOSFET	Add PC198, PC199, PC255, PC256, PC259 and PC260 SE074122K8L (1200pF)	X02
24	48	+1.05VTT	10/28	INTEL	Fine tune H_VTTPWRGD voltage level meet Vih(min) = 0.75 * Vtt	Change PR94 from SD03410028L (10k) to SD03427418L (2.74K) Change PR93 from SD03428728L (28.7k) to SD03493118L (9.31K)	X02
25	49	+VCORE	11/03	Compal	change thermistor package from 0603 to 0402 for cost down	Change PH1 from SL20000068L (100K 0603) to SL20000160L (100K 0402)	X02
26	52	GPU_Core	11/12	Compal	For NVIDIA output voltage +/- 30mV criteria	Change PC918 from SGA19331D1L (330u/9m Ohm) to SGA0000420L (470u/4.5m Ohm)	X02
27	48	+1.05VTT/ +1.05VVM	11/16	ON	Boost diode over stress	Change PD19 and PD27 from SC1B751V08L(RB751V) to SCS00003M0L(BAT54HT1)	X02
28	51	Charger	01/12	Compal	Reduce Pin33,34 and 35 of the CD3301 surge current	Change PC351 from SE00000130L (1u/0805) to SE043104M8L (0.1u/0805) Change PR404 from SD02800008L (0 Ohm) to SD028100B8L (1 Ohm)	A00